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[571 ABSTRACT 
An alignment network between N parallel data input 
ports and N parallel data outputs includes a first and a 
second barrel switch. The first barrel switch fed by the 
N parallel input ports shifts the N outputs thereof and in 
turn feeds the N-1 input data paths of the second barrel 
switch according to the relationship X =  kv modulo N 
wherein x represents the output data path ordering of 
the first barrel switch, y represents the input data path 
ordering of the second barrel switch, and k equals a 
primitive root of the number N. The zero (0) ordered 
output data path of the first barrel switch is fed directly 
to the zero ordered output port. The N-1 output data 
paths of the second barrel switch are connected to the 
N output ports in the reverse ordering of the connec- 
tions between the output data paths of the first barrel 
switch and the input data paths of the second barrel 
switch. The second switch is controlled by a value m, 
which in the preferred embodiment is produced at the 
output of a ROM addressed by the value d wherein d 
represents the incremental spacing or distance between 
data elements to be accessed from the N input ports, and 
m is generated therefrom according to the relationship 
d = k m  modulo N. 
3 Claims, 11 Drawing Figures 
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single pass through any of the elements used for align- 
PARALLEL ACCESS ALIGNMENT NETWORK ment. 
SUMMARY OF T H E  INVENTION 
The above and other objects of the invention are 
realized through an alignment network for use with a 
parallel data system having N Parallel data input Ports 
and N parallel data output ports, the alignment network 
therebetween having a first and a second barrel switch. 
10 The first barrel switch fed by the N parallel input ports 
shifts the N outputs thereof and in turn feeds the N- 1 
input data paths of the second barrel switch according 
to the relationship x=Wmodulo N wherein x represents 
the output data path ordering of the first barrel switch, 
switch and k equals a primitive root of the number N. 
The zero (0) ordered output data path Of the first 
WITH BARREL SWITCH IMPLEMENTATION 
FOR D-ORDERED VECTOR ELEMENTS 
5 
The invention described herein was made in the per- 
formance of work under NASA Contract Number 
NAS 2-9456 and is subject to the provisions of Section 
305 of the National Aeronautics and Space Act of 1958 
(72 Stat. 435, 42 U.S.C. 2457). 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This is a continuation-in-part of application Ser. NO. 
In copending application, Ser. No. 682,526, now U.S. 
Pat. No. ,405 1,551, for a “Multidimensional Parallel 
820,234 filed July 29, 1977, now U.S. Pat. No. 4,162,534. l5 Y represents the Ordering Of the second 
A~~~~~ amputer M~~~~~ System”, filed in the name 
of D. H. ~ ~ ~ r i ~  et and assigned to the assignee of 
present invention, there is described 
switch is fed directly to the zero (0) ordered output 
port. The output data paths of the second barrel switch 
claimed a par- 20 are connected to the N output ports in reverse ordering 
barrel switch. The second switch is controlled by a 
value m, which in the preferred embodiment is pro- 
25 duced at the output of a ROM addressed by the value d 
wherein d represents the incremental spacing or dis- 
tance between data elements to be accessed from the N 
input ports, and m is generated therefrom according to 
the relationship d=km modulo N. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
The above objects and advantages and features of the 
allel data processing system for storing and fetching 
&ordered vectors. Although not limited thereto, the 
to the connections between the Output data paths Of the 
first barrel switch and input data paths Of the second 
present alignment network invention may be used with 
or in such a system. 
BACKGROUND OF THE INVENTION 
The present invention relates to an alignment net- 
work for use in a parallel data processing environment. 
More particularly, the present invention finds applica- 
tion in unscrambing a d-ordered vector having its ele- 30 
ments stored a distance d apart from each other in the 
parallel memory Of a parallel data processor. present invention will become more readily apparent 
from a review of the following specification in relation In the prior art, in patent applica- 
tion, Ser. No. 682,526, now U.S. Pat. No. 4,051,551, 35 with the drawings wherein: 
invention, there is described a cross-bar network for 
transferring and aligning data between a set of parallel FIG. 2 is a block diagram of an arrangement of the 
memory and a set Of parallel processors* The 40 alignment network of the present invention suitable for 
cross-bar network so disclosed is relatively easy to pro- 
gram or control; however, it is also relatively costly in FIG. 3 is a logic diagram ofa two-input selection gate 
components requiring N2 elementary elements to trans- 
mit data through wherein N is the number of parallel FIG. 4 is a return flow alignment network to comple- 
memory modules storing data to be aligned. 
Other prior art networks require fewer components FIG. 5 is an illustration of a read-only memory 
but Present difficult control Problems. Typical of this (ROM) programmed to provide a control word for the 
type of alignment network is the Benes network requir- alignment networks of FIG. 2 and FIG. 4; 
ing only 2N log2N elements, see Benes, v. E., “Optimal FIG. 6 comprising FIGS. 6A, 6B and 6C, is a presen- 
Rearrangeable Multi-Stage Connecting Networks, Part SO tation in tabular format of the generation of control 
2,” Bell System Technical J0w-d VOl. 43, 1964, P. words for an alignment network operating with 521 
1641. parallel memory modules; 
Still other prior art alignment networks require fewer FIG. 7 is a diagram of the present alignment inven- 
xmponents than the cross-bar network and are not too 
difficult to control or program, but these require multi- 55 FIG. 8 is an illustration of a read-only memory 
Ple data flow transitions cycling through a single align- (ROM) programmed to provide the control input for 
ment layer thereby increasing the time required for data the second barrel switch of FIG. 7. 
May 3, 1976~ in the Of D* H. Lawrie and c‘ 
R. Vera and assigned to the assignee of the present 
FIG. 1 is a block diagram illustrating a typical operat- 
ing environment of the present alignment network in- 
vention; 
use in the environment of FIG. 1; 
used in the alignment network of FIG. 2; 
45 ment the alignment network of FIG. 2; 
tion implemented by a pair of barrel switches; and 
to pass through the network; see Roger C. Swanson, 
“Interconnections for Parallel Memories to Unscramble 
p-ordered Vectors”, IEEE trans. Computers, Novem- 60 
DETAILED DESCRIPTION O F  T H E  
PREFERRED EMBODIMENT 
ber 1974. Swanson’s “p-ordered vectors” corresponds 
to the “d-ordered vector” terminology used herein. 
Therefore, it is an object of the present invention to 
provide an alignment network for d-ordered vectors 
requiring fewer components than a cross-bar network 65 
and yet being easy to control. 
It is yet another object of the invention to provide 
alignment for d-ordered vectors while requiring only a 
With reference to FIG. 1, the alignment network of 
the present invention interfaces between a plurality of 
memory modules MO-M6 and a plurality of processing 
elements PO-P6. Data stored in the memory modules 
MO-M6 may be accessed in parallel through Memory 
Ports MPO-MP6, aligned in the Alignment Network 11 
as directed by control word m, and fed through Pro- 
cessing Ports PPO-PP6 for parallel processing by the 
4,223,391 
3 4 
Processing Elements PO-P6. Although seven Memory With continued reference to FIG. 2, it can be seen 
Modules M&M6 and seven Processing Elements PO-P6 that a control word m of 0o0 would introduce no shift- 
are shown in FIG. 1, in alternate embodiments, other ing and thus direct data flow would occur between 
system arrangements having differing numbers of Mem- memory ports MPO-MP6 and processing ports 
ory Modules and Processing Elements may be used, see 5 PPO-PP6 respectively. For a control word m of 100, a 
U.S. patent application Ser. No. 682,526 filed May 3, shift of 4 (modulo 7) would occur in level 17 with no 
1976, now U.S. Pat, No. 4,051,551 issued Sept. 27, 1977 shift in levels 13 and 15. Likewise, a control word m of 
by D. H. Lawrie et a1 for a “Multidimensional Parallel 010 would introduce a shift of 2 (modulo 7) in level 15 
Access Computer Memory System”, assigned to the and a control word m of 001 would introduce a shift 3 
assignee of the present invention. IO (modulo 7) in level 13. Shifts may occur, of course, in 
For purposes of illustration, a 5 x 5 two-dimensional more than one level. For example, a control word m of 
matfix comprising Data Elements a1 through a55 is 11 1 would generate a shift in all three levels 13, 15 and 
shown loaded into Memory Modules MO-M6. To pro- 17. However, in practice, for the alignment network 11 
cess in parallel Data Elements a]  1, a12, 813, a14, and a15 as shown in words 110 and l 1  are not 
the Alignment Network need merely establish a direct 15 required since the same shift amount occurs using OOO 
data flow path between Memory Ports MPO, MPl, and Ool 
MP2, MP3 and MP4 and Processing Ports PPO, PP1, The selection gate 19 is readily fashioned from a first 
PP2, PP3 and PP4, respectively. However, to process AND gate 279 a second AND gate 29 and an OR gate 
in parallel data elements all, all, ajl, r t ) ~  and a51 the 37* see 3. The AND gate 27 is fed by Eo and by 
20 direct input 21. The AND gate 29 is fed by ES and shift alignment network must perform in essence a shifting input 23. The OR gate 37 is fed by both AND gates 27 operation to direct the data elements all, a21, a31, a41 and 
the OR gate 37 may be fabricated as a “wired-OR’ can be seen, each data element in the set a1 I ,  a21, a31, a41 rather than as an actual physical gate. 
and is shifted five Memory 7, 25 The selection gate 19 fabrication as above described from the preceding data element. The shift occurs mod- is unidirectional in that it provides data flow only from 
2y 
aSl to processors p0, PI, p2, p3 and p4, respectively. As and 29 and provides Output 25* In Some logic 
since there are Seven memory (Mo-M6)’ the memory ports MPO-MP6 to the processing ports 
ppO-pp6. Therefore, a reverse path must be provided 
Of how 30 ppO-pp6 to the memory ports. Such reverse flow is 
easily provided for, see FIG, 4, by providing a first level 
In general, the required shift Occur modulo 
to permit data to flow from the processing ports where N equals the number of memory modules. For purposes~ a specific 
the network l1 Of the present invention 
tions will be examined followed by a more general ap- 13t, a second level 15t and a third level 17,. 
proach to extend the application of the present inven- Each level 13,, 15, and 17’ includes Seven (7) two- 
tion to more universal situations. With reference to input selection gates 19, each for transferring data back 
Memory ports MPo-MP6 and Seven (7) Processing which the data was transferred to the processing ports 
Ports PPO-PP6 is partitioned into a first level 13, a ppO-pp6, see FIG, 2. B~ FIG. 2 with FIG. 
second level 15 and a third level 17. 4, one can see that under the control of a simple control 
Each level 13,15 and 17 includes seven (7) two-input word m, data can be pulled from the memory ports 
selection gates 19, each having a first input 21, a second 40 MPO-MP6, sent to the desired processing ports 
2, the alignment network l1 having Seven (7) 35 to the memory ports MPO-MPfj in the =me manner in 
input 23, an output 25 and two selection control inputs 
EO and ES, see FIG. 3. For purposes of discussion, the 
control inputs of the selection gates 19 in the first level 
13 are designated EO“ and ES” while the control inputs 
of the selection gates 19 in the second level 15 are desig- 
nated EO’ and ES‘. When a logical one or true level is 
present on the EO (or EO’, EO”) control input, a data 
communications path is provided between the first 
input 21 and the output 25. With a logical one or true 
level present on the ES (or ES’, ES”) control input, a 
data communications path is provided between the 
second input 23 and the output 25. All control inputs 
EO and ES are fashioned to receive complementary 
binary levels, so that a true or logical one level at EO 
implies a false or logical zero level at ES and vice-versa. 
The preferred embodiment fabrication of the simple 
two-input selection gate 19 will be detailed hereinafter. 
All selection gates 19 in a given level 13,15 or 17 may 
have their control inputs EO and ES connected in par- 
allel. Thus, three bits of a control word m determines 
the data flow or shifting between the memory ports 
MW-MP6 and the processing ports PPO-PP6. The 
most significant bit of m controls level 17, the second 
most significant bit controls level 15, and the least sig- 
nificant bit controls level 13. In essence the control 
word m provides control to the ES input of the selec- 
tion gates 19 while a binary complement of m feeds the 
EO input of the gates 19. 
PPO-PP6 and returned back to the memory ports 
MPO-MP6 from whence it came. Each level 13,15, and 
17 of FIG. 2 corresponds to each level 13‘, 15’ and 17’ 
respectively of FIG. 4 in that the reversed data flow is 
45 channeled back to the memory ports MPO-MP6 in the 
same manner in which it is flowed to the processing 
ports PPO-PP6. 
The alignment network 11 above described for a 
system having seven (7) memory ports may be extended 
50 to the general case wherein the number of memory 
ports equals N. In the general case, the alignment net- 
work 11 includes a plurality of levels, each level includ- 
ing N number of two-input selection gates 19. The num- 
ber of levels is equal to log2 (N) rounded up to the 
55 nearest integer. In the above example, N equalled 7 and 
log2 (N) rounded up to the nearest integer equalled 3. 
The total number of gates 19 required in the general 
case is then N multiplied by log2 N rounded up to the 
nearest integer. 
Each level of the alignment network 11 either allows 
data to flow directly through or provides a data shift 
depending upon the control word m and more particu- 
larly upon the voltage levels applied to the ES and EO 
of each selection ate 19. The amount of shift in each 
65 level is equal to k2yL-1) modulo N, where k is relatively 
prime to N and is a primitive root of N, N is the number 
of memory modules, and L is the alignment network 11 
level ranking. For example, referring to FIG. 2, 
60 
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wherein k-3, the shift occuring in the first level 13 is levels 13, 15 and 17 provides only direct through data 
32(l-l) modulo 7=3. In the second level 15, the shift is flow regardless of control word m. Hence, in many 
32@-l) modulo 7=2. The third level 17 shift is 32C3-l) applications, the left-most selection gate 19 may be 
modulo 7=4. deleted. 
In operation, the distance d (which is the distance 5 With reference now to FIG. 7, the present invention 
between elements sought to be accessed) is known and may be implemented through the use of a first barrel 
the value m must be generated. For example, in FIG. 1, switch 33 and a second barrel switch 35. As may be 
to access the elements 811, aiz, 813, a14 and ais the dis- appreciated by a comparison to FIG. 2, and a review of 
tance d is unity and no shifting is required through the the discussion relating thereto, the implementation of 
alignment network. Hence, it is clear in this case that m 10 FIG. 7 performa an alignment between a plurality of 
must equal zero. However, to access the data elements memory ports M W  through MP16 and a plurality of 
ai 1, a21.aj1, l y l  and a51, the distanced is qual to five (5) processor ports PW through PP16. It is appreciated 
and the control word m must be calculated to generate that alignment may be implemented for any number of 
the proper shift through the alignment network 11. memory and processor ports, such as for the seven (7) 
The calculation of m is derived from the relationship 15 shown in FIG. 2 and FIG. 5 or for the five-hundred and 
d = km modulo N, see FIG. 5, which illustrates the gen- twenty-one (521) detailed in FIGS. 6AdC. 
eration of m for the system of FIG. 2. In the preferred The function of the first barrel switch 33 is merely to 
embodiment the value d is used to address a ROM shift when required the stored d-vectors to the left-most 
which has been programmed to the equation d=km starting position for processing through the barrel 
modulo N to produce the value m at address d. FIG. 5 20 switch 35. The ordered output data paths 1 through 16 
illustrates the generation of m for values of d in a system of the first barrel switch 33 are connected to the or- 
having k=3 and N=7. Alternatively, of course, m dered input data paths 0 through 15 of the second barrel 
could be generated by software given the values of d, k, switch 35 in the sequence suggested in FIG. 8 for the 
and N. However, hardware generation of m is preferred equation x=kv modulo N wherein x represents the or- 
since in parallel processors, speed is nearly always of 25 dering of the output data paths of the first barrel switch 
the essence. 33 and y represents the ordering of the input data paths 
The alignment network 11 shown in FIG. 2 was de- of the second barrel switch 35. N is the number of mem- 
veloped for a system of seven (7) memory modules and ory ports and k is a primitive root of N. For the embodi- 
a k of 3. Other arrangements may, of course, be devel- ment shown, N equals 17 and k equals 3. The zero (0) 
oped. For example, in a system having seventeen (17) 30 ordered output data path of the first barrel switch 33 is 
memory modules, a k of 3, 5,6,7,  10, 11, 12 or 14 may connected directly to the zero (0) ordered processor 
be used. FIGS. 6A-6C as positioned as shown in FIG. port. 
6 illustrates in tabular format the generation of m for a The ordered output data paths 0 through 15 of the 
system having k=3 and the number (N) of memory second barrel switch 35 are connected to the processor 
modules equal to 521. 35 ports PP1 through PP16 in a sequence opposite to the 
Other arrangements of the present invention may be sequence interconnecting the first barrel switch 33 and 
fabricated. As an illustrative example, referring to FIG. the second barrel switch 35. 
2, levels may be combined in parallel rather than serial. The control operations for the above-described FIG. 
If two levels were combined, for example level 13, and 7 implementation are relatively simple. First, an S con- 
level 15, each selection gate 19 would require four in- 40 trol input is provided to the first barrel switch 33 to shift 
puts instead of two to provide for the shift required in the starting data element of a stored d-vector to the 
level 13, the shift of level 15, the combined shift of left-most (0) output data path of the first barrel switch 
levels 13 and 15 and direct through data flow. Hence, 33. Second, an m control input is provided to the second 
the design trade-off is the complexity of gates 19 versus barrel switch 35 to produce the desired shift increment 
an increased number of gates 19 and an increased num- 45 therein. The desired shift increment is equal to the dis- 
ber of levels. tance d (which is the distance between the data ele- 
Parallelism may be carried even further by combining ments sought to be accessed). 
all levels 13, 15 and 17 and by using eight-input selec- The calculation of m is derived from the relationship 
tion gates 19. d=km modulo N. See FIG. 8 which illustrates the cal- 
Further, in certain applications it may be desirable to 50 culation of m for the system of FIG. 7. In the preferred 
insert data storing, shifting or processing apparatus embodiment the value d is used to address a ROM 
between the alignment network of the present invention which has been programmed to the equation d =  km 
and the parallel memory modules storing the data to be modulo N to produce the value m at address d. FIG. 8 
aligned. For example, one such apparatus would be an illustrates the generation of m for values d in a system 
Electronic Barrel Switch for Data Shifting of the type 55 having k=3 and N =  17. Alternatively, of course, m 
disclosed by R. A. Stokes et al in U. S. Pat. No. could be generated by software given the values of d, k 
3,610,903. The disclosed Barrel Switch comprises a and N. However, hardware generation of m is preferred 
matrix of gates arranged in rectangular configuration since in parallel processors, speed is nearly always of 
and adapted to shift in a single clock time a multibit the essence. 
parallel input a preselected number of places to the left 60 Other arrangements of the present invention may be 
or right, either end-off or end-around. The Barrel fabricated. For example, in applications wherein d vec- 
Switch insertion permits d-ordered vectors stored in tors are stored having starting data elements all avail- 
memory at various starting or base locations to be able at memory port MPO, the first barrel switch 33 is 
shifted to a left-most memory starting location for pro- not required and may be deleted. Also, the alignment 
cessing through the alignment network. 65 network is not, of course, limited to being interposed 
Other obvious modifications are apparent. For exam- between memory and processor ports but may be inter- 
ple, with reference to FIGS. 2 and 4, it can be appreci- posed between any set of parallel ports between which 
ated that the furthest left-most selection gate 19 in all alignment is desired. 
4.223.391 
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Thus, while particular embodiments of the present 
invention have been described and illustrated, it will be 
apparent to those skilled in the art that changes and 
modifications may be made therein without departing 
from the spirit and scope of the invention. 5 
What is claimed is: 
1. A parallel data access alignment network for align- 
ing data between N ordered input ports and N ordered 
output ports wherein N is an integer greater than one, 
said data comprising d-ordered vector data elements IO 
spaced d modulo N input ports apart, said network 
comprising: 
a first barrel switch having N ordered input data 
paths and N ordered output data paths, said N 
ordered input data paths thereof being connected I5 
in direct sequential order to the N ordered input 
ports, said first barrel switch providing a data path 
connection for a data element in said d-ordered 
vector data elements to the lowest ordered output 
data path of said first barrel switch in said N or- 20 
dered output data paths thereof; 
a second barrel switch having N-1 ordered inmt 
data paths and N- 1 ordered-output data paths and 
being responsive to a shift control signal for shift- 
ing data flow therebetween, said N-1 ordered 25 cording to claim 1 wherein said shift control means 
input data paths thereof being connected to the 
N - 1 highest ordered data output paths of said N a memory addressed by said d and outputting said m 
ordered output data paths of said first barrel switch in accord with said relationship d=km modulo N. 
according to the relationship x=kv modulo N 3. The parallel data access alignment network ac- 
wherein x represents the output data path ordering 30 cording to claim 2 within said memory is a read-only 
of said first barrel switch, y represents the input 
includes: 
memory. 
data path ordering of said second barrel switch and * * * I *  
a 
k represents a primitive root of N, and said N-1 
ordered output data paths of said second barrel 
switch being connected to the N-1 highest or- 
dered output ports of said N ordered output ports 
in the same ordering sequence by which said N- 1 
ordered input data paths of said second barrel 
switch are connected to said N-1 highest ordered 
output data paths of said first barrel switch; 
data path means for connecting the lowest ordered 
data path output of said N ordered data path out- 
puts of said first barrel switch to  the lowest ordered 
output port of said N ordered output ports; and 
shift control means for generating said shift control 
signal and providing same to said second barrel 
switch, said shift control signal generated from the 
relationship d=k* modulo N wherein d is said 
d-ordered vector data element input port spacing, k 
is said primitive root of N, N is said integer greater 
than one, and m is said shift control signal specify- 
ing the amount of shift in said second barrel switch 
between said N-1 ordered data output paths 
thereof and said N-1 ordered data input paths 
thereof. 
2. The parallel data access alignment network ac- 
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